Solid State Science and Technology, Vol. 16, No 1 (2008) 8-13
Corresponding Author: firstname.lastname@example.org
SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET
INCORPORATING DIELECTRIC POCKET (DP-MOSFET)
Zul Atfyi Fauzan M. N., Ismail Saad and Razali Ismail
Faculty of Electrical Engineering, Universiti Teknologi Malaysia
81310 Skudai, Johor, Malaysia
Characterization of a metal-oxide-semiconductor field effect transistor (MOSFET) incorporating dielectric pocket (DP) for suppression of short-channel effect (SCE) was demonstrated by using numerical simulation. The DP was incorporated between the channel and source/drain of planar MOSFET and was scaled to get an optimized structure. An analysis of current-voltage (I-V) of 50 nm channel length (Lg) has been done successfully. The DP has suppressed short channel effect (SCE) without the needs of decreasing the junction depth. A reduction of leakage current (IOFF) was obtained in MOSFET with DP without altering the drive current (ION). A very low leakage current is obtained for DP device with drain voltage (VDS) of 0.1 V and increase when VDS =1.0 V. Consequently, the threshold voltage (VT) is increased accordingly with the increasing of body doping. A better control of VT roll-off was also demonstrated better for MOSFET with DP as compared to conventional MOSFET. Thus, the incorporation of DP will enhance the electrical performance and give a very good control of the SCE for scaling the MOSFET in nanometer regime for future development of nanoelectronics product.
. Taur Y, Buchanan DA, Chen W, Frank DJ, Ismail KE, Lo SH, Saihalaz GA,
Viswanathan RG, Wann JJC, Wind SJ, Wong SH, (1997); CMOS scaling into
the nanometer regime, Proc IEEE, 85, 486–504.
. Solmi S, Angelucci R, Merli M., (1990); Shallow junctions for ULSI
technology, Eur Trans Telecommun Rel Technol, 1(2), 159–65.
. Jurczak M, Skotnicki T, Gwoziecki R, Paoli M, Tormen B, Ribot P, Dutartre
D, Monfray S, Galvier J, (Aug. 2001); Dielectric pocket - a new concept of the
junctions for Deca-Nanometric CMOS devices, IEEE Transactions on
Electron Devices, vol. 48, No.8, 1770–1774.
. S.K.Jayanarayanan, S.Dey, J.P.Donnelly, S.K.Benerjee, (Apr. 2006); A Novel
50nm Vertical MOSFET with a Dielectric Pocket, Solid-State Elecronics, 50,
. Zul Atfyi Fauzan M. N., Ismail Saad, Razali Ismail, Numerical Simulation
Characterization of 50nm MOSFET incorporating Dielectric Pocket (DPMOSFET),
. Silvaco International, ATLAS and ATHENA user manual DEVICE and
PROCESS SIMULATION SOFTWARE, Feb. 2005.
. Ismail Saad and Razali Ismail. Design and Simulation of 50nm Vertical
Double Gate MOSFET (VDGM), Proceedings of International Conference on
Semiconductor and Electronics, ICSE 2006.