Solid State Science and Technology, Vol. 16, No 2 (2008) 1-7

 ISSN 0128-7389 Corresponding Author: azmn@ukm.my 1

 

STEREOMETRY OF VOIDS IN SOLDER INTERCONNECT BETWEEN PCB AND PACKAGING

 

A. Jalar, F. M. Nasir, M. A. A. Hamid, N. C. Had and N. Ismail

School of Applied Physics, Faculty of Science and Technology,

Universiti Kebangsaan Malaysia,

43600 Bangi, Selangor

 

ABSTRACT

Metallurgical interconnecting between lead packages and Printed Circuit Board (PCB) was investigated focus on their microstructure which believed that can reveal the problem of solder interconnect failure in semiconductor packaging. Voids in a solder joint can reduce their fatigue life. Voids are caused by the presence of flux in solder paste during reflow soldering, and they are difficult to remove completely. We investigated void propagation in the solder interconnect joints of a semiconductor packaging and believe can be lead to a new crack propagation. Stereometry of voids and morphology of the joint was examined by using 3-D Stereology Microscope (IFM) ®. 3D analysis of microstructure was carried out to obtain depth profile formation of voids streometry. The average of depth of 50 μm – 60 μm meanwhile diameter of 45 μm – 85 μm were observed. SEM analysis was also carried out to support all the data’s obtained. These voids are believed to be linked with the formation of crack. Voids were found in the solder area for most of the samples studied.

 

 

http://journal.masshp.net/wp-content/uploads/Journal/2008/Jilid%202/A.%20Jalar%201-7.pdf

 

 

 

 

REFERENCES

[1]. T.F. Guo & L.Cheng, (2002); ModelingVapor Pressure Effects on Void Rupture and Crack Growth Resistance. Acta Materialia. 50: 3487-3500.

[2]. D.S. Kim, Q. Yu and T. Shibutani, (2004); Effect of Void Formation on Thermal Fatigue Reliability of Lead-Free Solder Joints. IEEE. 325-329.

[3]. S.N. Shahdan, A. Jalar and M.A. Abdul Hamid, (2006); Microstructure of Solder Joint Interconnect in Used Mobile Phone. Material Science Forum.Vol 517: 123-128.

[4]. N. Zhu, (1999); Thermal Impact of Solder Voids in the electronic packaging of power devices, IEEE 22-29.