Solid State Science and Technology, Vol. 16, No 2 (2008) 109-118

ISSN 0128-7389

 

SHEAR STRESS ANALYSIS OF DIFFERENT STACKED DIE QFN PACKAGE USING FEM

N.N. Bachok, M.Z.M. Talib and I. Abdullah

Advanced Semiconductor Packaging (ASPAC) Research Laboratory

Universiti Kebangsaan Malaysia

43600 UKM Bangi, Selangor, Malaysia

 

ABSTRACT

Package of stacked die QFN nowadays become more popular in semiconductor industry because of its lead less, good electrical performance and its small size. However, it is not an easy task to manufacture a robust stacked die QFN. Usually, die shear test will be conducted with specified condition to test the die strength. Die contains circuit that is significant part of the package. In this paper, Finite Element Method is used to perform the shear stress of the stacked die QFN package. Shear stresses are simulated to determine the die shear strength as to predict the integrity of materials used in stacked die QFN Package. Five different model which include one single die QFN package and other four model of stacked die QFN are developed in this study; they are conventional single die, two layers pyramidal stacked die, over hang stacked die with spacer, three layers and four layers stacked die with spacer. Some components of stress which also includes the shear stress of each package are determined to see the performance of the package. Comparison between few models of stacked die QFN shear stress result and effect of stacking die on the package are analyzed and discussed. Finally, it is suggested that finite element method can be used to simulate the shear stress of different stacked die QFN package.

 

http://journal.masshp.net/wp-content/uploads/Journal/2008/Jilid%202/N.N.%20Bachok%20109-118.pdf

 

REFERENCES

[1]. I. Anjoh, A. Nishimura and S. Eguchi, (1998); Advanced IC Packaging for the Future Applications. IEEE Transactions on Electronic Devices 45: 743-752.

[2]. T.Y. Tee, H.S Ng, and J.L. Diot, (2002); Comprehensive Design Analysis of QFN and Power QFN Packages for Enhanced Board Level Solder Joint Reliability. 2002 Electronic Components and Technology Conference, pp. 985-991.

[3]. T.Y. Tee, M. Lim, H.S. Ng, X. Baraton, D. Kaire and Z. Zhaowei, (2002); Design Analysis of Solder Joint Reliability for Stacked Die Mixed Flip Chip and Wirebond BGA. 2002 Electronic Components and Technology Conference, 391-397.

[4]. C.C. Ng, G. Govindasamy, and T.M.Y.S. Tuan Ya, (2005); Warpage Analysis and Thermo-Mechanical Stress Modeling of QFN Molded Strip. 5th ASEAN ANSYS User Conference 2005, 234- 241.

[5]. T.Y. Tee, H.S. Ng, J.E. Luan, X. Zhang, K.Y. Goh, A.M. Grech & R. Duca, (2005); 4-Dimensional Design Analysis and Optimization of System-in-Package. 2005 Electronics Packaging Technology Conferencem, 321-327.

[6]. T.Y. Tee and Z.W. Zhong,, (2003); integrated vapor pressure, hygroswelling, and thermo-mechanical stress modeling of QFN package during reflow with interfacial fracture mechanics analysis. Microelectronics Reliability 44:105-114.

[7]. C.L. Yeh and Y.S. Lai, (2004); Transient Simulation of Solder Joint Fracturing Under Impact Test. 2004 Electronics Packaging Technology Conference, 689-694.

[8]. B.A. Zahn, (2002); Impact of Ball Via Configurations on Solder Joint Reliability in Tape Based Chip Scale Packages. 2002 Electronics Components and Technology Conference:, 1475-1483.

[9]. C.C. Ng and G. Govindasamy, (2005); Effect of Die Stacking Structures on QFN Package Robustness. Semicon Singapore 2005, 1-6.